

	Type	L #	Hits	Search Text	DBs	Time Stamp
1	IS&R	L1	10	(("4577215") or ("5268559") or ("4357685") or ("5287536") or ("5414297") or ("4191444") or ("4597000") or ("5187533") or ("5216289") or ("5694445")) .PN.	USPAT; US-PGPUB	2002/07/12 09:30
2	IS&R	L2	39	(("5479932") or ("5973171") or ("6046186") or ("6213116") or ("4442117") or ("4330941") or ("4359794") or ("5255153") or ("5471181") or ("5513143") or ("5513283") or ("5538667") or ("5697115") or ("5694156") or ("5751635") or ("5750460") or ("5801893") or ("5814454") or ("5845611") or ("5933968") or ("6034151") or ("6105058") or ("6144591") or ("6177111") or ("6115160") or ("6111111") or ("6140011") or ("4513597") or ("4590120") or ("4618870") or ("4894131") or ("4903097") or	USPAT; US-PGPUB	2002/07/12 09:30
3	BRS	L6	12	5 not(2 or 1)	USPAT; US-PGPUB	2002/07/12 09:43
4	IS&R	L5	12	((("5070132") or ("5095844") or ("5315541") or ("5143063") or ("5461057") or ("5213401") or ("5312180") or ("6022761") or ("4026588") or ("5713411") or ("5043940") or ("5172338") or ("5951881")) .PN.	USPAT; US-PGPUB	2002/07/12 09:43

	Document ID	Issue Date	Pages	Title	Current OR	Current XRef	Inventor
1	US 5216269 A	19920601	13	Electrically-programmable semiconductor memory with buried injector region	257/319	257/320; 365/185.13; 365/185.31	Middelhoeck, Jan et al.
2	US 4577215 A	19860318	8	Dual word line, electrically alterable, nonvolatile floating gate memory device	257/319	365/185.14; 365/185.18	Stewart, Roger G. et al.
3	US 6240015 B1	19990529	14	Method for reading 2-bit ETOX cells using gate induced drain leakage current	365/185.14	365/185.01; 365/185.26	Chi, Min-hua et al.
4	US 6112100 B1	19990403	22	Nonvolatile memory cell and method for programming and/or verifying the same	365/185.14	365/185.03; 365/185.27; 365/185.22; 365/185.26	Choi, Woong Lim
5	US 6034892 A	19990307	23	Nonvolatile memory cell and method for programming and/or verifying the same	365/185.14	365/185.01; 365/185.28	Choi, Woong Lim
6	US 5751035 A	19990512	79	Read circuits for analog memory cells	365/185.19	327/93; 327/94; 365/185.03; 365/185.27; 365/185.21	Wang, Sau C. et al.
7	US 5387534 A	19950207	11	Method of forming an array of non-volatile sense memory cells and array of non-volatile sense memory cells	438/287	438/296; 438/302	Prall, Kirk
8	US 5218569 A	19920608	23	Electrically alterable non volatile memory with n bits per memory cell	365/185.21	365/185.19; 365/185.2; 365/185.22; 365/185.29; 365/186; 365/45	Banks, Gerald

DLAS



	Document ID	Issue Date	Pages	Title	Current OR	Current XRef	Inventor
1	US 5838041 A	19981117	15	Nonvolatile semiconductor memory device having memory cell transistor p+ region with offset region acting as a charge carrier injecting region	257/324	257/326	Sakagami, Eiji et al.
2	US 5854568 A	19990505	24	Semiconductor device including nonvolatile memories	257/324	257/295; 257/314; 257/326	Nakano, Hirochika
3	US 4461527 A	19841106	8	High density NMOS transistor with ion implant into nitride layer adjacent gate electrode	257/325	257/326; 257/394; 257/395; 365/178; 365/184	Chen, Yung J. et al.
4	US 4342099 A	19800727	9	Electrically erasable programmable NMOS read only memory	365/104	257/326; 365/184	Pao, Chang Piao
5	US 4057820 A	19771108	15	Dual gate NMOS transistor	257/326	148/DIG.156	Gallagher, Robert C.
6	US 3925804 A	19751209	17	Structure of and the method of processing a semiconductor matrix or MNOS memory elements	257/326	326/106	Cricchi, James Ronald et al.

257/326